Soru

Zorluk: OrtaSeparation of Control Plane and Data Plane

During a performance audit of an enterprise router, traffic containing specialized IP options is punted to the main Route Processor CPU for intensive processing, raising local CPU usage to nearly 100%. Despite this high CPU utilization on the Route Processor, standard transit data packets matching pre-calculated forwarding entries continue flowing through the router without any measurable latency or throughput impact. Which operational mechanism explains why standard transit traffic performance remains unaffected?

  1. Data plane transit traffic is switched in hardware by specialized ASICs using the Forwarding Information Base (FIB), bypassing the general control plane CPU.Cevap
  2. B
    The control plane dynamic routing process buffers transit packets on interface queues until CPU utilization drops below critical thresholds.
  3. C
    The centralized SDN controller dynamically absorbs all data plane switching responsibilities via Southbound APIs when local CPU load spikes.
  4. D
    The router management plane automatically offloads IP option processing tasks directly into the Layer 2 MAC address table for hardware acceleration.

Cevap

Data plane transit traffic is switched in hardware by specialized ASICs using the Forwarding Information Base (FIB), bypassing the general control plane CPU.
The correct option highlights the fundamental distinction between the control plane and data plane. The control plane CPU computes routing paths and populates the Routing Information Base (RIB). This information is compiled into the Forwarding Information Base (FIB) and programmed into dedicated hardware ASICs on the data plane. Consequently, standard transit traffic matching FIB entries is handled entirely in hardware, remaining completely immune to general CPU utilization spikes caused by exception packets (such as those with IP options).

Adım Adım Çözüm

1
Analyze the functional responsibilities of network planes.
The control plane CPU builds routing topology structures (RIB/ARP), while the data (forwarding) plane handles packet throughput.
Control plane and data plane architecture separates topology decision-making from packet-by-packet forwarding.
2
Evaluate packet processing hardware separation.
Pre-calculated forwarding structures (FIB and Adjacency Table) are downloaded from the CPU to dedicated hardware ASICs on line cards.
Hardware ASICs operate independently of the general-purpose CPU, allowing transit packets to be forwarded at wire speed.
3
Differentiate punted exception packets from normal transit packets.
Packets requiring IP options or complex handling are punted to the CPU, causing high CPU load, but normal FIB-matched transit packets continue to process in hardware.
Data plane hardware forwarding remains unaffected by control plane CPU load spikes.

Anahtar Kavram

Separation of Control Plane CPU decisions and Data Plane ASIC forwarding
Bu soruyu puanla