Examkin

Soru

Zorluk: Çok zorMotherboards Form Factors and Connectors

A technician installs a high-performance PCIe x4 RAID controller card into the bottom physical PCIe x16 slot of a newly assembled workstation motherboard. After installing the card, the technician observes that the secondary onboard M.2 NVMe drive is no longer recognized by the system firmware during POST, while the primary M.2 NVMe drive functions normally. Which of the following motherboard design characteristics is responsible for this behavior?

  1. Chipset PCIe lane multiplexing and bus sharing between the M.2 slot and the lower expansion slotCevap
  2. B
    Selection of an M.2 drive operating on the legacy SATA protocol instead of the PCIe NVMe interface standard
  3. C
    Insufficient power allocation from the primary 24-pin ATX power supply connector to the motherboard expansion bus
  4. D
    Population of memory modules in single-channel slots, forcing the system controller to disable secondary storage buses

Cevap

Chipset PCIe lane multiplexing and bus sharing between the M.2 slot and the lower expansion slot is responsible for disabling the M.2 drive.
Motherboard manufacturers often multiplex PCIe lanes from the chipset to provide multiple expansion slots and M.2 sockets on the same board. Because the chipset has a fixed total number of lanes, populating a shared physical expansion slot (such as the bottom PCIe x16 slot operating at x4 electrically) automatically disables or reroutes bandwidth away from specific onboard M.2 storage connectors.

Adım Adım Çözüm

1
Analyze motherboard chipset PCIe lane distribution architectures.
Identify that modern motherboards have limited total PCIe lanes provided by the CPU and motherboard chipset.
Manufacturers implement flexible bus routing, where installing an expansion card in a shared slot dynamically reroutes lanes away from dedicated M.2 sockets.
2
Evaluate the symptom of the secondary M.2 slot failing after adding a PCIe x4 card.
Determine that the motherboard manual's lane-sharing block diagram dictates that populating the bottom physical slot disables the secondary M.2 slot.
This physical lane sharing prevents both devices from communicating with the chipset simultaneously.

Anahtar Kavram

PCIe Lane Multiplexing and Motherboard Connector Bus Sharing
Bu soruyu puanla

Konular

Motherboards Form Factors and Connectors

Bu konudan daha fazla soru